Two chips per SIMM with lowered power consumption.