Novel Architecture of Analog to Digital Converter

by Narula Swina

Estimated delivery 3-12 business days

Format Paperback

Condition Brand New

Description A number of digital applications e.g. professional cameras, voice communication, video digitizers, data imaging and many more require low power, high speed, and high resolution analog to digital converters. But for high speed data communication systems with increased resolution and high sampling rates, different linear and nonlinear errors of ADCs come in picture which is a big challenge for design engineers to remove.A unique digital background calibration technique, a combination of signal dependent dithering with butterfly shuffler is proposed here for multi-bit, SHA-less 16-bit, 125 MS/s Pipelined ADC. The purpose of the research work was to integrate different stages of different sizes to achieve 16-bit error-free output at high sampling rate by using unique background calibration technique for SHA-less circuit. Because the achieved values of SNDR and SFDR are high with low power consumption, so this proposed ADC is suitable for high resolution applications like video communication. Without using sample and hold amplifier we saved power and reduced noise interference. Additional advantage of SHA removal is to use a smaller input sampling capacitor which increases ADC's drivability. A new timing diagram is also proposed here to resolve the sampling clock skew. The ultimate multi-bit front-end proposed here helped to save further power.The proposed comparator is able to avoid the kickback as compared to traditional comparators. For the initial multi-bit stage, a two-stage gain boosted amplifier is used to achieve high gain and to reduce the nonlinear gain errors. Because the non-idealities of Op-amp and capacitor mismatching errors, the ADC transfer function may achieve erroneous values by DNL errors, so the proposed technique is made capable to remove linear gain and offset errors and capacitor mismatching errors. Also the small signal linearity errors removed with the proposed architecture of 16-bit Pipelined ADC. Along with these advantages, high values of SNDR and SFDR has achieved, which is a top most indicator to distinguish the signal out from other noise and spurious frequencies.

Details

  • ISBN-13 9798889950554
  • Title Novel Architecture of Analog to Digital Converter
  • Author Narula Swina
  • Format Paperback
  • Year 2023
  • Pages 136
  • Publisher Self Publisher
GE_Item_ID:141628507;

About Us

Grand Eagle Retail is the ideal place for all your shopping needs! With fast shipping, low prices, friendly service and over 1,000,000 in stock items - you're bound to find what you want, at a price you'll love!

Shipping & Delivery Times

Shipping is FREE to any address in USA.

Please view eBay estimated delivery times at the top of the listing. Deliveries are made by either USPS or Courier. We are unable to deliver faster than stated.

International deliveries will take 1-6 weeks.

NOTE: We are unable to offer combined shipping for multiple items purchased. This is because our items are shipped from different locations.

Returns

If you wish to return an item, please consult our Returns Policy as below:

Please contact Customer Services and request "Return Authorisation" before you send your item back to us. Unauthorised returns will not be accepted.

Returns must be postmarked within 4 business days of authorisation and must be in resellable condition.

Returns are shipped at the customer's risk. We cannot take responsibility for items which are lost or damaged in transit.

For purchases where a shipping charge was paid, there will be no refund of the original shipping charge.

Additional Questions

If you have any questions please feel free to Contact Us.